

AMENDMENTS TO THE CLAIMS

(IN FORMAT COMPLIANT WITH THE REVISED 37 CFR 1.121)

Please cancel claim 21 without prejudice.

1. (CURRENTLY AMENDED) An apparatus comprising:

a transceiver circuit comprising a multiplexer circuit and a plurality of bus input/outputs (I/Os), wherein (a) said transceiver circuit is configured to directly couple (i) an analog input signal to said bus I/Os with said multiplexer circuit when said bus I/Os are in a first state and (ii) a plurality of first digital signals to said bus I/Os with said multiplexer circuit when said bus I/Os are in a second state and (b) said multiplexer circuit is configured to present/receive (i) an analog output signal on an input/output when in said first state and (ii) said plurality of first digital signals on said input/output when in said second state.

2. (CURRENTLY AMENDED) The apparatus according to claim

1, wherein said transceiver circuit is further configured to directly couple a plurality of second digital signals to said bus I/Os with said multiplexer circuit when said bus I/Os are in a third state, wherein said multiplexer circuit is configured to (i) present/receive said plurality of second digital signals on said input/output when in said third state and (ii) provide for the

sharing of said analog output signal, said first digital signals and said second digital signals on said input/output.

3. (ORIGINAL) The apparatus according to claim 2, wherein said apparatus further comprises a second circuit (i) coupled to said transceiver circuit and (ii) configured to present/receive said first and second digital signals.

4. (CURRENTLY AMENDED) The apparatus according to claim 3, wherein:

 said analog input signal comprises an audio input signal;
 said analog output signal comprises an audio output signal;

5
 said transceiver circuit comprises a cellular telephone transceiver circuit;

 said second circuit comprises a cellular telephone application specific integrated circuit (ASIC); and

10
 said bus I/Os comprise a cellular telephone interconnect.

5. (ORIGINAL) The apparatus according to claim 1, wherein (i) said bus I/Os and (ii) said first digital signals are compliant with a Universal Serial Bus On-The-Go (USB OTG) protocol.

6. (PREVIOUSLY PRESENTED) The apparatus according to claim 3, wherein said transceiver circuit is configured to determine said first state, said second state, or said third state of said bus I/Os.

7. (PREVIOUSLY PRESENTED) The apparatus according to claim 3, wherein said second circuit is configured to determine said first state, said second state, or said third state of said bus I/Os.

8. (ORIGINAL) The apparatus according to claim 2, wherein said second digital signals are signals selected from a group consisting of Inter-IC (I²C) protocol and Serial Peripheral Interface (SPI) protocol signals.

9. (CANCELED)

10. (CURRENTLY AMENDED) The apparatus according to claim 2, wherein said transceiver circuit comprises an interface circuit configured to present a control signal to a physical layer interface and said multiplexer circuit to control said coupling in response to said first, second, and third states.

11. (ORIGINAL) The apparatus according to claim 1, wherein said first digital signals comprise signals compliant to a Universal Serial Bus (USB) protocol.

12. (ORIGINAL) The apparatus according to claim 3, wherein said apparatus is configured to communicate said first, second, and third states between said transceiver circuit and said second circuit via one or more of said plurality of second digital signals.

13. (ORIGINAL) The apparatus according to claim 3, wherein (i) said transceiver circuit comprises a physical layer interface circuit and (ii) said second circuit comprises a broadband processor circuit.

14. (CURRENTLY AMENDED) An apparatus for alternately presenting/receiving an analog input signal or a plurality of digital signals via a plurality of transceiver bus input/outputs (I/Os) comprising:

means for determining a state of said bus inputs/outputs; means for directly coupling said analog input signal to said bus inputs/outputs with a multiplexer circuit when said bus inputs/outputs are in a first state; and

means for directly coupling said plurality of digital
10 signals with said multiplexer circuit to said bus inputs/outputs
when said bus inputs/outputs are in a second state, wherein said
multiplexer circuit is configured to present/receive (i) an analog
output signal on an input/output when in said first state and (ii)
said plurality of digital signals on said input/output when in said
15 second state.

15. (CURRENTLY AMENDED) A method for alternately
presenting/receiving an analog input signal or a plurality of first
digital signals via a plurality of transceiver bus input/outputs
(I/Os) comprising the steps of:

- 5 (A) determining a state of said bus inputs/outputs;
- (B) directly coupling said analog input signal to said
bus inputs/outputs with a multiplexer circuit when said bus
inputs/outputs are in a first state; and
- (C) directly coupling said plurality of first digital
10 signals to said bus inputs/outputs with said multiplexer circuit
when said bus inputs/outputs are in a second state, wherein said
multiplexer circuit is configured to present/receive (i) an analog
output signal on an input/output when in said first state and (ii)
said plurality of first digital signals on said input/output when
15 in said second state.

16. (CURRENTLY AMENDED) The method according to claim 15, wherein said method further comprises the step of:

5 directly coupling a plurality of second digital signals to said bus inputs/outputs when said bus inputs/outputs are in a third state, wherein said multiplexer circuit is configured to (i) present/receive said plurality of second digital signals on said input/output when in said third state and (ii) provide for the sharing of said analog output signal, said first digital signals and said second digital signals on said input/output.

17. (PREVIOUSLY PRESENTED) The method according to claim 16, wherein step (A) comprises determining said state of said bus inputs/outputs via a cellular telephone transceiver circuit.

18. (PREVIOUSLY PRESENTED) The method according to claim 17, wherein step (A) comprises determining said state of said bus inputs/outputs via a cellular telephone application specific integrated circuit (ASIC).

19. (CURRENTLY AMENDED) The method according to claim 15, wherein (i) said analog input signal comprises an audio input signal (ii) said analog output signal comprises an audio output signal and (iii) said first digital signals comprise signals compliant to a Universal Serial Bus On-The-Go (USB OTG) standard.

20. (ORIGINAL) The method according to claim 18, wherein said method further comprises the step of:

communicating said state between said transceiver circuit and said ASIC via said second digital signals.

21. (CANCELED)

22. (NEW) The apparatus according to claim 10, wherein said multiplexer circuit presents/receives one of (i) said analog output signal, (ii) said first digital signals and (iii) said second digital signals in response to said control signal.